Abstract-This paper presents a constructive synthesis algorithm for any n-qubit reversible function. Given any nqubit reversible function, there are N distinct input patterns different from their corresponding outputs, where N ≤ 2 n , and the other (2 n − N ) input patterns will be the same as their outputs. We show that this circuit can be synthesized by at most 2n · N '(n − 1)'-CNOT gates and 4n 2 · N NOT gates. The time complexity of our algorithm has asymptotic upper bound O(n · 4 n ). The space complexity of our synthesis algorithm is also O(n · 2 n ). The computational complexity of our synthesis algorithm is exponentially lower than the complexity of breadthfirst search based synthesis algorithm.
I. INTRODUCTION
Reversible logic plays an important role in quantum computing [1] , [2] . It has been shown that any computing system of irreversible logic gates leads inevitably to energy dissipation [3] - [5] . To avoid power dissipation, circuits must be constructed [4] , [5] from reversible gates. Readers interested in various physical and technological aspects of realizing quantum circuits from reversible gates are referred to [1] , [6] - [10] . There are a lot of research [2] , [5] , [9] , [11] - [22] on the construction of reversible logic gates and circuits.
A fundamental question on reversible logic is what kind of reversible circuits can be implemented, given a library of reversible logic gates. In this paper, we show that any reversible logic function with n (n > 2) qubits can be constructed by NOT and '(n−1)'-CNOT gates. We present a novel, concise and constructive proof based on group theory. Our quasi-minimal synthesis algorithm is derived based on the constructive proof, where the numbers of '(n−1)'-CNOT (definition 5) and NOT gates required in the realization are bounded by 2n · N and 4n 2 · N , respectively, where N is the number of distinct input patterns that are different from their corresponding output patterns. Our provable synthesis algorithm outperforms search-based approaches. The time complexity of our quasi-minimal algorithm has asymptotic upper bound O(n · 4 n ). In contrast, a search based exact synthesis algorithm may have a worst case time complexity of (2 n )!. The rest of the paper is organized as follows. In section II, we present definitions of reversibility, permutation, and some elementary reversible logic gates. Then, in section III, we proceed to prove a few lemmas and subsequently prove that every reversible function can be synthesized within our upper bounded number of gates. To showcase the practicality of our proof, we rephrase the proof as an synthesis algorithm in section IV and present some synthesis examples. We analyze the complexity of our algorithm in section V. Our conclusion is given in section VI.
II. PRELIMINARIES
In this section, we introduce some basic concepts and results on permutation group theory from [23] and binary reversible logic from [24] - [27] .
Definition 1 (Binary reversible gate): Let B = {0, 1}. A binary logic circuit f with n inputs and outputs is denoted by a binary multiple-output function f :
n and P 1 , · · · , P n ∈ B n be the input and output vectors, where B 1 , · · · , B n are input variables and P 1 , · · · , P n are output variables. There are 2 n different assignments for the input vectors. A binary logic circuit f is reversible if it is a one-to-one and onto function (bijection). A binary reversible logic circuit with n inputs and n outputs is also called an n-qubit binary reversible gate. There are a total of (2 n )! different n-qubit binary reversible circuits. We introduce permutation groups and their relationship with reversible circuits.
Definition 2 (Permutation):
The set of all permutations on M forms a group under composition of mappings, called a symmetric group on M . It is denoted by S k [23] . A permutation group is simply a subgroup [23] of a symmetric group.
A mapping s : M → M can be written as:
Here we use a product of disjoint cycles (Definition 3) as an alternative notation for a mapping [23] . For example,
can be written as
Denote "( )" as the identity mapping (i.e., direct wiring) and call this the unity element in a permutation group. The inverse mapping of mapping f is denoted as f −1 . Per convention, a product f * g of two permutations applies mapping f before g.
A n-qubit reversible circuit is a permutation in S 2 n , and vice versa. Cascading two gates is equivalent to multiplying two permutations in S 2 n . Thus, in what follows, we will not distinguish a n-qubit reversible circuit from a permutation in S 2 n . 
Definition 4 (NOT gate): A NOT gate N j connects an inverter to the j-th wire, i.e.: P j = B j ⊕ 1;
An example NOT gate is shown in figure 1 . Definition 5 ('n − 1'-CNOT gate): A 'n − 1'-Controlled-NOT (CNOT) gate C j is defined as follows: figure 2 . A 'n − 1'-CNOT gate is a generalized Toffoli gate where two inputs control an output of another input.
III. THEORETICAL RESULTS
In this section, we show the process how to constructively synthesize any 'n'-qubit reversible circuit by Not and 'n−1'-CNOT gates without ancilla qubits. It will be used in our synthesis algorithm in section IV.
Lemma 1: All permutations can be generated by some '2'-cycles.
Proof: Any permutation can be written as product of some disjoint cycles. So we only need to show that every
can be expressed as a product of some 2-cycles.
Recursively using this equation, lemma 1 holds.
Remark 1:
This lemma is a well-known result in group theory, we give a proof for showing the equation 3 which will be used in our algorithm. 
If two n-dimension vectors u, s have only one bit different, we call the permutation (u, s) a neighboring '2'-cycle.
Lemma 2: Suppose between u and s, there is only one bit B j different, and l same bits are zeros. These zero bits are
This lemma holds by direct computation. 
Then, each time we change one bit in the k different bits between u and s. So we get an ordered set M = {d 1 
Remark 2:
In order to make the number of NOT gates as small as possible, we give two rules for constructing the ordered set M .
• If the number of 1s in the vector u is more than that in
• In the different bits between u and s, change the zero bit to one first, then change one bit to zero bit. 4 are given in Table I .
Remark 3: There is commutativity in the product of NOT gates, and we can remove a pair of the adjacent NOT gates in the same quantum wire.
Lemma 4: In decomposing '2'-cycle (u, s) to NOT gates and 'n − 1'-CNOT gates, suppose there are j bits different between u and s, and there are j 0 zero bits in these bits in d 1 and j 1 one bits in these bits in d 1 , where j 0 ≤ j 1 , then the number of NOT gates is no more than 2(j − 2) + 2
Proof: Using two rules in remark 2 and the property of NOT gate in remark 3, we can calculate the number of the needed NOT gates, no more than Proof: According to equation 3, this reversible circuit can be decomposed to at most N − 1 '2'-cycles. According to lemma 3 and 2, the number of '(n − 1)'-CNOT gates is no more than 2n · N ; the number of NOT gates is no more than 2n · 2n · N = 4n 2 · N .
Theorem 2:
All n-qubit reversible circuits can be constructed by less than 2n · 2 n NOT gates and less than (2n − 1) · 2 n 'n − 1'-CNOT gates without ancilla qubit.
Proof:
When we optimally decompose any permutation p in S m to a product of some neighboring '2'-cycles, let function N (p) be the minimal number of neighboring '2'-cycles.
When
will not be included in this decomposition. By contradiction, assume
The number r of different bits between d 2i and a is less than n. According to equation 5
Therefore, (d 2i−1 , a) or (d 2i , b) will not be included in this decomposition. So, the product p of all these '2'-cycles with maximal n different bits makes N (p) to be (2n−1)·2 n .
Using equation 2, the number of 'n − 1'-CNOT gates is no more than (2n − 1) · 2 n .
Let the number of NOT gates be Y , C(i; j) be a binomial coefficient [28] . Using lemma 4 and properties of binomial coefficient, when n = 2k − 1, k ≥ 2, an odd number,
Remark 4: The upper bound for NOT gates can be reduced by further removing the pair of the adjacent NOT gates in the same quantum wire. This is illustrated by the example in the next section.
Remark 5: The product of all '2'-cycles with maximal n different bits indeed is the product of all n different NOT gates. Thus the approach by directly using equation 3 and lemma 3 has some defects. We should consider the NOT gate before using equation 3.
The idea of considering the NOT gate before using equation 3 is:
Consider the truth table of a given reversible circuit, each output bit has 2 n values, compare them with the input values, if the number of different values is bigger than 2 n−1 , tie a NOT gate to this bit. After dealing with all bits, count the changed vectors, if the number of the changed vectors is less than that of the original circuit, then decompose the reversible circuit dealt by NOT gates using equation 3 and lemma 3. Otherwise, decompose the original reversible circuit. The decomposition algorithm and examples are given in the next section.
IV. ALGORITHM AND SYNTHESIS EXAMPLE
Based on the above analysis, we present the following constructive algorithm for synthesizing any given binary reversible circuit f without using ancilla qubits.
Algorithm:
Step 1. Check the truth table of f to determine before using equation 3 and lemma 3, whether we need NOT gates or not.
Step 2. After step 1, write the reversible circuit in a product of cycles form. For every cycle (d 1 , d 2 , . . . , d k 
Recursively repeating this process, we decompose the reversible circuit to '2'-cycles.
Step 3. Decompose every '2'-cycle by NOT and 'n − 1'-CNOT gates by Lemma 3, two rules in remark 2, lemma 2, and remove pairs of adjacent NOT gates when possible.
Example 1: Given a binary reversible circuit f which has a truth table as shown in Table II . a 6 , a 14 ) .
Step 1. The total number of changed vectors is 7, less than 2 4−1 = 8, thus, we deal with the input reversible circuit f without pre-cascading NOT gates.
Step 2. Decompose each cycle into the product of 2-cycles by using equation 6.
( a 1 , a 3 , a 4 , a 16 ) = (a 4 , a 16 )(a 4 , a 1 , a 3 ) = (a 4 , a 16 )(a 4 , a 3 )(a 1 , a 3 )  (a 2 , a 6 , a 14 ) = (a 6 , a 14 )(a 6 , a 2 ) Step 3. By applying equation 6 and lemma 2, we have: a 16 ) = (a 16 , a 12 )(a 12 , a 4 )(a 16 , a 12 
The synthesis process is finished, and f is decomposed into the product of 12 NOT gates and 7 'n − 1'-CNOT gates, shown in figure 3.
Example 2: Given a binary reversible circuit g which has a truth table as shown in Table III .
Step 1. Only the output P 1 has over 2 4−1 = 8 different values with input B 1 . So we need cascade a NOT gate N 1 after g, shown in figure 4 .
The remaining steps. g * N 1 = f , so the rest of the steps is the same as Example 1, and g = f * N 1 .
Remark 6:
From these two examples, especially the second example, the numbers of NOT gates and 'n − 1'-CNOT gates are much less than the upper bound that we gave in Theorem 1. The optimal upper bound of our algorithm is still our future research.
V. COMPLEXITY ANALYSIS
In this section, we analyze the computation complexity of our algorithm. Compared with exact breadth-first search based synthesis algorithm, the computation complexity of our algorithm is exponentially lower.
Theorem 3: The time complexity of our synthesis algorithm is O(n · 4 n ). Proof: The time complexity of step 1 is n · 2 n , since we need to check all values in truth table. In step 2, to get equation 6, in worst case (k = 2 n ), we need n · 2 n computations. And we need recursively use equation 6 k − 1 times, so the time complexity of step 2 is n · (2 n ) 2 /2 = n · 4 n /2. In step 3, there are 2 n − 1 '2'-cycles in worst case. According lemma 3 and 2, decompose every '2'-cycle to NOT and 'n − 1'-CNOT gates, we need 2n · 2n = 4n
2 . Removing NOT gates needs to check all these 2n · 2 n NOT gates. So the time complexity of step 3 is 4n 2 ·2 n +2n·n·2 n = 6n 2 · 2 n . Therefore, the total time complexity of the synthesis algorithm is:
Remark 7: Our method is a constructive algorithm, since for each step, we are simply transforming the formula to obtain the synthesized gates. We do not need to search other reversible circuits that do not appear in our result. The computational complexity of our synthesis algorithm is exponentially lower than the complexity of breadth-first search based synthesis algorithm, which needs to explore a number of different reversible gates in each step and only a subset of them are used in the result. The space complexity of any breadth-first search based synthesis algorithm for n qubits reversible circuit is more than (2 n )!, since in the worst case, it at least needs to remember all (2 n )! reversible circuits. This is impossible even when n = 4 since (2 4 )! ≈ 2.0 × 10 13 . The time complexity is also greater than (2 n )!, because in the worst case, it at least needs to compute all reversible circuits. In fact, it also has to do a lot of comparisons of equality to determine whether the calculated circuit is the given circuit or not, so the time complexity of any breadth-first search based synthesis algorithm is much more than (2 n )!.
Theorem 4:
The space complexity of our synthesis algorithm is 6n · 4 n .
Proof:
The space complexity of step 1 is 2n · 2 n , since we need to store the input assignments and output assignments in truth table for computing the different number of values between the input and the output. After we finish step 1, we do not have to store the input assignment. In step 2, we need to store all '2'-cycles, and we need n 2 space units to compute r j which can be ignored by comparing with the exponential number of the needed space. So, the space complexity of step 2 is n · 2 n . In step 3, we need to store all Not gates and 'n − 1'-CNOT gates. According to Theorem 2, the space complexity of step 3 is 4n · 2 n . Thus, the space complexity of our synthesis algorithm is 6n · 2 n .
In the worst case, the breadth-first search based synthesis algorithm at least needs to store all (2 n )! reversible circuits.
So, the space complexity of our synthesis algorithm is still exponentially lower than that of the breadth-first search based synthesis algorithm.
VI. CONCLUSIONS
In this paper, we presented a constructive algorithm for synthesizing reversible circuits by NOT and 'n − 1'-CNOT gates and give two synthesis examples based on this algorithm, which show that even by hand, synthesizing any '4'-qubit reversible circuit is not difficult. The computational complexity of our synthesis algorithm is exponentially lower than the complexity of breadth-first search based synthesis algorithm.
